

Application No.: 10/801,242

2

Docket No.: 306812006200

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

Claim 1 (Canceled).

Claim 2 (Currently Amended) ~~The logic circuit of claim 1, wherein the initialization circuit comprises:~~

A logic circuit comprising:

a first series of logic elements, each logic element having a look-up table and a dedicated adder to implement an arithmetic mode in the logic element;

a carry chain connecting the first series of logic element;

an initialization circuit connected to the carry chain to initialize the carry chain; and

a multiplexer connected to a selection signal, the multiplexer having:

a first input connected to a carry in signal;

a second input connected to a power supply; and

an output connected to the carry chain.

Claim 3 (Currently Amended) ~~The logic circuit of claim 1, wherein the carry chain comprising:~~

A logic circuit comprising:

a first series of logic elements, each logic element having a look-up table and a dedicated adder to implement an arithmetic mode in the logic element;

a carry chain connecting the first series of logic element;

an initialization circuit connected to the carry chain to initialize the carry chain;

a first path connecting the first series of logic elements; and

a second path connecting a second series of logic elements,

wherein the logic elements in the first series are a subset of the logic elements in the second series.

sf-1940525

Application No.: 10/801,242

3

Docket No.: 306812006200

Claim 4 (Original) The logic circuit of claim 3, further comprising:
a first multiplexer having a first input and a second input,
wherein when the first input is selected, a carry signal is propagated through the first series of logic elements, and
wherein when the second input is selected, the carry signal is propagated through the second series of logic elements.

Claim 5 (Original) The logic circuit of claim 4, wherein the initialization circuit comprises:
a first initialization circuit connected to the first path; and
a second initialization circuit connected to the second path.

Claim 6 (Original) The logic circuit of claim 5, wherein the first initialization circuit comprises:

a second multiplexer connected to a selection signal, the multiplexer having:
a first input connected to a carry in signal;
a second input connected to a power supply; and
an output connected to the carry chain.

Claim 7 (Original) The logic circuit of claim 6, wherein the second initialization circuit comprises:

a logic gate connected to an end of the first path and a beginning of the second path.

Claim 8 (Original) The logic circuit of claim 6, wherein the second initialization circuit comprises:

a third input of the first multiplexer connected to a power supply.

Claim 9 (Currently Amended) ~~The logic circuit of claim 1, further comprising:~~
A logic circuit comprising:

sf-1940525

Application No.: 10/801,242

4

Docket No.: 306812006200

a first series of logic elements, each logic element having a look-up table and a dedicated adder to implement an arithmetic mode in the logic element;

a carry chain connecting the first series of logic element;

an initialization circuit connected to the carry chain to initialize the carry chain; and

an initialization value selection circuit connected to the initialization circuit, wherein the initialization value selection circuit is configured to generate a logic zero or a logic one as an initialization value for the initialization circuit.

Claim 10 (Original) The logic circuit of claim 9, wherein the initialization value section circuit comprises:

a logic gate connected to the initialization circuit; and

a multiplexer connected to the logic gate.

Claim 11 (Original) The logic circuit of claim 10, wherein the multiplexer includes one or more inputs.

Claim 12 (Currently Amended) ~~The logic circuit of claim 1,~~

A logic circuit comprising:

a first series of logic elements, each logic element having a look-up table and a dedicated adder to implement an arithmetic mode in the logic element;

a carry chain connecting the first series of logic element; and

an initialization circuit connected to the carry chain to initialize the carry chain, wherein the initialization circuit is disposed within the adder in a logic element.

Claim 13 (Original) The logic circuit of claim 12,

wherein the adder includes:

an inverted carry input signal,

a non-inverted carry out signal, and

a multiplexer that generates the non-inverted carry out signal; and

sf-1940525

Application No.: 10/801,242

5

Docket No.: 306812006200

wherein the initialization circuit includes:

- a first logic gate connected to a first input of the multiplexer,
- a second logic gate connected to a second input of the multiplexer, and
- wherein the first and second logic gates are connected to an initialization signal.

Claim 14 (Original) The logic circuit of claim 12,

wherein the adder includes:

- a non-inverted carry input signal,
- an inverted carry out signal,
- a first multiplexer that generates the inverted carry out signal,
- and a second multiplexer that generates a sum; and

wherein the initialization circuit includes:

- a third multiplexer with an output connected to a first input of the first multiplexer
- and an input connected to a second input of the first multiplexer,
- a logic gate connected to the second multiplexer, and
- wherein the third multiplexer and the logic gate are connected to an initialization signal.

Claim 15 (Original) The logic circuit of claim 12, further comprising:

- an initialization value selection circuit connected to the initialization circuit, wherein the initialization value selection circuit is configured to allow selection of an initialization value for the initialization circuit.

Claim 16 (Original) The logic circuit of claim 15, wherein the initialization value can be set to a high or low value.

Claim 17 (Original) The logic circuit of claim 15, wherein the initialization value can be changed between a high value and a low value.

sf-1940525

Application No.: 10/801,242

6

Docket No.: 306812006200

Claim 18 (Original) The logic circuit of claim 15,

wherein the adder includes:

a inverted carry input signal,

a non-inverted carry out signal, and

a first multiplexer that generates the non-inverted carry out signal; and

wherein the initialization circuit includes:

a second multiplexer having an output connected to a first input of the first multiplexer,

a third multiplexer having an output connected to a second input of the first multiplexer, and

wherein the first and second multiplexers are connected to an initialization signal and the initialization value selection circuit; and

wherein the initialization value selection circuit includes:

a logic gate connected to the initialization circuit, and

a multiplexer connected to the logic gate.

Claim 19 (Currently Amended) A programmable logic device including the logic circuit of claim 1 2.

Claim 20 (Currently Amended) A digital system comprising a programmable logic device including the logic circuit of claim 1 2.

Claim 21 (Canceled)

Claim 22 (Currently Amended) ~~The programmable logic device of claim 21, wherein the carry chain comprising:~~

A programmable logic device comprising:

an array of logic elements grouped into a plurality of logic blocks;

sf-1940525

Application No.: 10/801,242

7

Docket No.: 306812006200

a first series of logic elements disposed within a logic block, each logic element having a look-up table and a dedicated adder to implement an arithmetic mode in the logic element;
a carry chain connecting the first series of logic element;
an initialization circuit connected to the carry chain to initialize the carry chain;
a first path connecting the first series of logic elements; and
a second path connecting a second series of logic elements,
wherein the logic elements in the first series are a subset of the logic elements in the second series.

Claim 23 (Original) The programmable logic device of claim 22, wherein the initialization circuit comprises:

a first initialization circuit connected to the first path; and
a second initialization circuit connected to the second path.

Claim 24 (Currently Amended) ~~The programmable logic device of claim 21, further comprising:~~

A programmable logic device comprising:
an array of logic elements grouped into a plurality of logic blocks;
a first series of logic elements disposed within a logic block, each logic element having a look-up table and a dedicated adder to implement an arithmetic mode in the logic element;
a carry chain connecting the first series of logic element;
an initialization circuit connected to the carry chain to initialize the carry chain; and
an initialization value selection circuit connected to the initialization circuit, wherein the initialization value selection circuit is configured to selection of an initialization value for the initialization circuit.

Claim 25 (Original) The programmable logic device of claim 24, wherein the initialization value can be set to a high or low value.

sf-1940525

Application No.: 10/801,242

8

Docket No.: 306812006200

Claim 26 (Original) The programmable logic device of claim 24, wherein the initialization value can be changed between a high value and a low value.

Claim 27 (Currently Amended) ~~The programmable logic device of claim 21;~~
A programmable logic device comprising:
an array of logic elements grouped into a plurality of logic blocks;
a first series of logic elements disposed within a logic block, each logic element having a
look-up table and a dedicated adder to implement an arithmetic mode in the logic element;
a carry chain connecting the first series of logic element; and
an initialization circuit connected to the carry chain to initialize the carry chain, wherein the
initialization circuit is disposed within the adder in a logic element.

Claim 28 (Original) The programmable logic device of claim 27,
wherein the adder includes:

- an inverted carry input signal,
- a non-inverted carry out signal, and
- a multiplexer that generates the non-inverted carry out signal; and

wherein the initialization circuit includes:

- a first logic gate connected to a first input of the multiplexer,
- a second logic gate connected to a second input of the multiplexer, and
- wherein the first and second logic gates are connected to an initialization signal.

Claim 29 (Original) The programmable logic device of claim 27,
wherein the adder includes:

- a non-inverted carry input signal,
- an inverted carry out signal,
- a first multiplexer that generates the inverted carry out signal,
- and a second multiplexer that generates a sum; and

wherein the initialization circuit includes:

sf-1940525

Application No.: 10/801,242

9

Docket No.: 306812006200

a third multiplexer with an output connected to a first input of the first multiplexer and an input connected to a second input of the first multiplexer,
a logic gate connected to the second multiplexer, and
wherein the third multiplexer and the logic gate are connected to an initialization signal.

Claim 30 (Original) The programmable logic device of claim 27, further comprising:
an initialization value selection circuit connected to the initialization circuit, wherein the initialization value selection circuit is configured to allow selection of an initialization value for the initialization circuit.

Claim 31 (Original) The programmable logic device of claim 30,
wherein the adder includes:
a inverted carry input signal,
a non-inverted carry out signal, and
a first multiplexer that generates the non-inverted carry out signal; and
wherein the initialization circuit includes:
a second multiplexer having an output connected to a first input of the first multiplexer,
a third multiplexer having an output connected to a second input of the first multiplexer, and
wherein the first and second multiplexers are connected to an initialization signal and the initialization value selection circuit; and
wherein the initialization value selection circuit includes:
a logic gate connected to the initialization circuit, and
a multiplexer connected to the logic gate.

Claim 32 (Currently Amended) A digital system comprising a programmable logic device including the logic circuit of claim ~~21~~ 22.

sf-1940525

Application No.: 10/801,242

10

Docket No.: 306812006200

Claim 33 (Currently Amended) A method of initializing a carry chain in a programmable logic device, the method comprising:

implementing an arithmetic mode in a logic element using a dedicated adder in the logic element, wherein a series of logic elements are connected as a carry chain;-and

initializing the carry chain using an initialization circuit connected to the carry chain; and

generating a logic zero or a logic one as an initialization value for the initialization circuit using an initialization value selection circuit connected to the initialization circuit.

sf-1940525